Add RISC-V 64 Support for LuaJIT v2.1 by IgnotaYun · Pull Request #236 · openresty/luajit2

IgnotaYun · 2024-06-27T15:58:23Z

This set of patches adds support for RV64G LP64D on Linux, with full interpreter and JIT support.

Patch ported from PLCT LuaJIT, tested with LuaJIT/LuaJIT-test-cleanup.

See also upstream pr LuaJIT/LuaJIT#1267

IgnotaYun · 2024-06-27T16:05:00Z

Oops, seems we have some issues with amd64 target……

IgnotaYun · 2024-06-27T16:11:03Z

Oops, seems we have some issues with amd64 target……

Should have been fixed.

mengzhuo · 2024-11-03T04:06:09Z

Can we rerun Travis CI?
Alpine using this package for LuaJit2

IgnotaYun · 2024-11-03T12:24:46Z

Can we rerun Travis CI?

Alpine using this package for LuaJit2

I'll do a patch refresh soon.

Btw, I'm considering dropping DynASM call pseudo in favor of "PLT inline" as it's more performant and less hacky.

IgnotaYun · 2024-11-03T17:58:16Z

Can we rerun Travis CI? Alpine using this package for LuaJit2

Done, all passing.

mengzhuo · 2024-11-08T03:02:39Z

@zhuizhuhaomeng PTAL, thanks

yuzibo · 2024-11-29T03:19:58Z

Thanks for the work!

Debian luajit has supported riscv64 based on the patch. This fixed almost >30 build dependency issues. So far, there have been no reports of build failures or test failures.

BKPepe · 2025-10-06T20:57:31Z

@zhuizhuhaomeng Could you please take a look? 😇

glaubitz · 2025-10-07T17:03:27Z

Is there a chance this can be reviewed?

IgnotaYun · 2025-10-07T19:30:22Z

Is there a chance this can be reviewed?

Ultimately, it depends on upstream opinion (i.e., Mike).

I am currently employed full-time at PLCT Lab. As Mike focuses on version 3.0, we will ensure that a functional fork for version 2.1 is available.

IgnotaYun · 2026-06-15T06:21:36Z

@andreas-schwab I've identified the bug and drafted a patch.
Please apply this patch for now, as merging upstream changes will take a bit longer.

Again, thanks for your report!

diff --git a/src/vm_riscv64.dasc b/src/vm_riscv64.dasc
index 8ba54b50..3e60f3cd 100644
--- a/src/vm_riscv64.dasc
+++ b/src/vm_riscv64.dasc
@@ -2876,8 +2876,10 @@ static void build_ins(BuildCtx *ctx, BCOp op, int defop)
     |  // Check if RA or RD is a cdata.
     |  xori TMP0, CARG3, LJ_TCDATA
     |  xori TMP1, CARG4, LJ_TCDATA
-    |  and TMP0, TMP0, TMP1
-    |  bxeqz TMP0, ->vmeta_equal_cd
+    |  seqz TMP0, TMP0
+    |  seqz TMP1, TMP1
+    |  or TMP0, TMP0, TMP1
+    |  bxnez TMP0, ->vmeta_equal_cd
     |.endif
     |  lui TMP3, (-(BCBIAS_J*4 >> 12)) & 0xfffff               // -BCBIAS_J*4
     |  decode_BC4b TMP2

andreas-schwab · 2026-06-15T09:16:25Z

Thanks, I can confirm that this fixes the problem.

Co-authored-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>

Current SIGILL handler appears to have weird issues with libluajit on some platform. Considering 6.6 kernel is becoming more common, switch to HWPROBE for better compatibility.

IgnotaYun · 2026-06-16T09:16:21Z

Bumped to LJRV 1ce02dd, based-off OpenResty LuaJIT v2.1-20260606.

https://build.opensuse.org/request/show/1359644 by user mcepl + anag_factory - riscv64-support.patch: apply bugfix from openresty/luajit2/pull/236#issuecomment-4706366520

IgnotaYun force-pushed the v2.1-riscv64 branch from e21cdf0 to 2e960dd Compare June 27, 2024 16:10

IgnotaYun mentioned this pull request Jun 27, 2024

Add support for RISC-V LuaJIT/LuaJIT#628

Open

IgnotaYun force-pushed the v2.1-riscv64 branch 3 times, most recently from b2c6b14 to 74fe9b0 Compare July 3, 2024 14:09

LocutusOfBorg mentioned this pull request Nov 2, 2024

V2.1 loong64 #245

Open

IgnotaYun force-pushed the v2.1-riscv64 branch from 74fe9b0 to 72932c4 Compare November 3, 2024 17:42

IgnotaYun force-pushed the v2.1-riscv64 branch 3 times, most recently from cac9628 to 59e9671 Compare November 23, 2024 10:56

IgnotaYun force-pushed the v2.1-riscv64 branch from 59e9671 to f25e678 Compare December 29, 2024 13:39

IgnotaYun force-pushed the v2.1-riscv64 branch 5 times, most recently from 4e7448d to 887b468 Compare January 18, 2025 07:00

IgnotaYun force-pushed the v2.1-riscv64 branch 2 times, most recently from 3a2022a to ea214b2 Compare January 23, 2025 06:38

IgnotaYun force-pushed the v2.1-riscv64 branch from ea214b2 to d55712e Compare March 23, 2025 08:47

BKPepe mentioned this pull request Oct 6, 2025

luajit2: does not support riscv64 openwrt/packages#27611

Closed

3 tasks

peterwillcn mentioned this pull request Jun 15, 2026

luajit2: update to v2.1-20260606 openwrt/packages#29669

Open

4 tasks

IgnotaYun and others added 23 commits June 16, 2026 17:10

riscv(support): add RISC-V 64 arch base definition

9e78a11

riscv(dynasm): add RISC-V support

930f72c

riscv(interp): add register definition

5fa1d62

riscv(interp): add frame definition

7741115

riscv(interp): add helper macros and typedefs

13c32ce

riscv(interp): add base assembly interpreter VM

e195f55

riscv(support): add target definition

810d78b

riscv(ffi): add call convention and support framework

1fce865

riscv(support): add extension detection

0a3ea87

riscv(jit): add mandatory constants

2b84769

riscv(jit): add insn emitter

6abd504

riscv(jit): add IR assembler

1dc3833

riscv(interp): add VM builder support

96f756b

Co-authored-by: Heinrich Schuchardt <heinrich.schuchardt@canonical.com>

riscv(misc): add bytecode listing support

2b306ba

riscv(jit): add hooks in interpreter

16db572

riscv(interp): add DWARF info

1188ffd

riscv(jit): add GDBJIT support

6224404

riscv(support,linux): add Linux specfic icache sync codepath

97986d2

riscv(support,linux): make mremap() non-moving due to VA space woes

8e6c40b

riscv(misc): add disassmbler support

ccac857

riscv(misc): add support in Makefile

88e72f7

riscv(support,linux): use HWPROBE for ISE detection

6b776a0

Current SIGILL handler appears to have weird issues with libluajit on some platform. Considering 6.6 kernel is becoming more common, switch to HWPROBE for better compatibility.

riscv(interp): strip excessive extended branch (^B+J)

8f5c498

IgnotaYun force-pushed the v2.1-riscv64 branch 2 times, most recently from f8b9fbb to 8f5c498 Compare June 16, 2026 09:12

Uh oh!

Conversation

IgnotaYun commented Jun 27, 2024 • edited Loading Uh oh! There was an error while loading. Please reload this page.

Uh oh!

Uh oh!

IgnotaYun commented Jun 27, 2024

Uh oh!

IgnotaYun commented Jun 27, 2024

Uh oh!

mengzhuo commented Nov 3, 2024

Uh oh!

IgnotaYun commented Nov 3, 2024

Uh oh!

IgnotaYun commented Nov 3, 2024

Uh oh!

mengzhuo commented Nov 8, 2024

Uh oh!

yuzibo commented Nov 29, 2024

Uh oh!

BKPepe commented Oct 6, 2025

Uh oh!

glaubitz commented Oct 7, 2025

Uh oh!

IgnotaYun commented Oct 7, 2025

Uh oh!

IgnotaYun commented Jun 15, 2026

Uh oh!

andreas-schwab commented Jun 15, 2026

Uh oh!

IgnotaYun commented Jun 16, 2026

Uh oh!

Reviewers

Assignees

Labels

Projects

Milestone

Development

Uh oh!

7 participants

IgnotaYun commented Jun 27, 2024 •

edited

Loading