We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
2 parents 6cb5b88 + 77428b2 commit a72e0f4Copy full SHA for a72e0f4
1 file changed
drivers/clk/at91/clk-sam9x60-pll.c
@@ -22,7 +22,7 @@
22
23
#define PMC_PLL_CTRL1 0x10
24
#define PMC_PLL_CTRL1_FRACR_MSK GENMASK(21, 0)
25
-#define PMC_PLL_CTRL1_MUL_MSK GENMASK(30, 24)
+#define PMC_PLL_CTRL1_MUL_MSK GENMASK(31, 24)
26
27
#define PMC_PLL_ACR 0x18
28
#define PMC_PLL_ACR_DEFAULT_UPLL 0x12020010UL
@@ -35,9 +35,6 @@
35
#define PMC_PLL_UPDT_UPDATE BIT(8)
36
37
#define PMC_PLL_ISR0 0xec
38
-#define PMC_PLL_CTRL0_DIV_MSK GENMASK(7, 0)
39
-#define PMC_PLL_CTRL1_MUL_MSK GENMASK(31, 24)
40
-#define PMC_PLL_CTRL1_FRACR_MSK GENMASK(21, 0)
41
42
#define PLL_DIV_MAX (FIELD_GET(PMC_PLL_CTRL0_DIV_MSK, UINT_MAX) + 1)
43
#define UPLL_DIV 2
0 commit comments