Skip to content

Pinned Loading

  1. openframe_user_project openframe_user_project Public template

    Verilog 10 7

  2. caravel_user_project caravel_user_project Public template

    Verilog 23 19

  3. caravel_user_project_analog caravel_user_project_analog Public template

    Verilog 1 3

  4. caravel caravel Public

    Forked from efabless/caravel

    Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

    Verilog 6 7

  5. cf-precheck cf-precheck Public

    Shell 2 1

  6. chipdiscover-verilog-template chipdiscover-verilog-template Public template

    Forked from TinyTapeout/ttsky-verilog-template

    Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects

    Verilog

Repositories

Showing 10 of 129 repositories
  • CF_XOSC Public
    chipfoundry/CF_XOSC's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_VMON Public
    chipfoundry/CF_VMON's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_SCAP_MF Public

    Switched-Capacitor Filter/Gain

    chipfoundry/CF_SCAP_MF's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_ROM_SYNC Public

    Synchronous ROM macro family in 4K, 8K and 32K configurations (SkyWater 130nm).

    chipfoundry/CF_ROM_SYNC's past year of commit activity
    Python 0 0 0 0 Updated Nov 7, 2026
  • CF_REFBUF Public

    ChipFoundry IP (review draft)

    chipfoundry/CF_REFBUF's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_POR_SEQ Public

    POR & Initialization Sequencer

    chipfoundry/CF_POR_SEQ's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_PLL_100M Public

    100 MHz PLL hard macro for SkyWater 130 nm

    chipfoundry/CF_PLL_100M's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_OSC_RC24M Public

    ChipFoundry IP (review draft)

    chipfoundry/CF_OSC_RC24M's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_OSC_LS Public
    chipfoundry/CF_OSC_LS's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026
  • CF_LDO_1V8 Public

    ChipFoundry IP (review draft)

    chipfoundry/CF_LDO_1V8's past year of commit activity
    Verilog 0 0 0 0 Updated Nov 7, 2026

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Most used topics