Skip to content

x86/intel-txt: disable TPR DMA protection once DMA remapping is enabled - #33

Open
accek-itl wants to merge 3 commits into
TrenchBoot:tb-stagingfrom
accek-itl:tpr-teardown
Open

x86/intel-txt: disable TPR DMA protection once DMA remapping is enabled#33
accek-itl wants to merge 3 commits into
TrenchBoot:tb-stagingfrom
accek-itl:tpr-teardown

Conversation

@accek-itl

Copy link
Copy Markdown

The equivalent of disable_pmr(), but for TPR-based DMA protection.

We use SINIT-validated copy of the DTPR ACPI table to locate
the relevant registers.

Specification:
Intel TXT DMA Protection Ranges architecture specification (document #633933)
https://uefi.org/sites/default/files/resources/633933_Intel_TXT_DMA_Protection_Ranges_rev_0p73.pdf

Tested on ASUS NUC16 (Panther Lake, SINIT ACM 1.21.20): without this
patch a DRTM boot has no working NVMe/USB/NIC; with it, devices probe
at the same time as on a non-DRTM boot.

Signed-off-by: Szymon Acedański <accek@invisiblethingslab.com>
Type and field names come from upstream ACPICA (actbl1.h).

Signed-off-by: Szymon Acedański <accek@invisiblethingslab.com>
The equivalent of disable_pmr(), but for TPR-based DMA protection.

We use SINIT-validated copy of the DTPR ACPI table to locate
the relevant registers.

Specification:
Intel TXT DMA Protection Ranges architecture specification (document #633933)
https://uefi.org/sites/default/files/resources/633933_Intel_TXT_DMA_Protection_Ranges_rev_0p73.pdf

Tested on ASUS NUC16 (Panther Lake, SINIT ACM 1.21.20): without this
patch a DRTM boot has no working NVMe/USB/NIC; with it, devices probe
at the same time as on a non-DRTM boot.

Fixes: 8ed1f73 ("xen/arch/x86: add TPR (TXT Protected Range) DMA protection support")
Signed-off-by: Szymon Acedański <accek@invisiblethingslab.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant