Skip to content

Actions: NVIDIA/tilus

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
1,249 workflow runs
1,249 workflow runs

Filter by Workflow

⌥ + click/return to exclude

Filter by Event

⌥ + click/return to exclude

Filter by Status

⌥ + click/return to exclude

Filter by Branch

⌥ + click/return to exclude

Filter by Actor

⌥ + click/return to exclude
[Codegen] Fix shared-memory under-allocation for kernels (#158) Docs #93: Commit 9a22de0 pushed by yaoyaoding
3m 4s main
main
3m 4s
[Codegen] Fix shared-memory under-allocation for kernels with a share… Format & Lint #322: Commit 94b5fd2 pushed by copy-pr-bot Bot
2m 40s pull-request/158
pull-request/158
2m 40s
[Codegen] Fix shared-memory under-allocation for kernels with a share… PR Tests #323: Commit 94b5fd2 pushed by copy-pr-bot Bot
44m 45s pull-request/158
pull-request/158
44m 45s
[Codegen] Fix shared-memory under-allocation for kernels with a share… Docs #92: Commit 94b5fd2 pushed by copy-pr-bot Bot
2m 49s pull-request/158
pull-request/158
2m 49s
[Codegen] Fix shared-memory under-allocation for kernels PR Title Check #481: Pull request #158 synchronize by yaoyaoding
11s fix/smem-workspace-underalloc
fix/smem-workspace-underalloc
11s
[Codegen] Fix shared-memory under-allocation for kernels PR Title Check #480: Pull request #158 opened by yaoyaoding
9s fix/smem-workspace-underalloc
fix/smem-workspace-underalloc
9s
pages build and deployment pages-build-deployment #31: by github-pages Bot
30s gh-pages
gh-pages
30s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush (#156) Docs #91: Commit ffa0668 pushed by yaoyaoding
3m 20s main
main
3m 20s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Tests #322: Commit 1aa8cce pushed by copy-pr-bot Bot
27m 13s pull-request/156
pull-request/156
27m 13s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush Format & Lint #321: Commit 1aa8cce pushed by copy-pr-bot Bot
3m 11s pull-request/156
pull-request/156
3m 11s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush Docs #90: Commit 1aa8cce pushed by copy-pr-bot Bot
2m 47s pull-request/156
pull-request/156
2m 47s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Title Check #479: Pull request #156 synchronize by qiching
7s qiching:autotune-budget-heuristic
qiching:autotune-budget-heuristic
7s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Tests #321: Commit df337c4 pushed by copy-pr-bot Bot
32m 9s pull-request/156
pull-request/156
32m 9s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush Docs #89: Commit df337c4 pushed by copy-pr-bot Bot
2m 57s pull-request/156
pull-request/156
2m 57s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush Format & Lint #320: Commit df337c4 pushed by copy-pr-bot Bot
3m 0s pull-request/156
pull-request/156
3m 0s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Title Check #478: Pull request #156 edited by qiching
8s qiching:autotune-budget-heuristic
qiching:autotune-budget-heuristic
8s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Title Check #477: Pull request #156 edited by qiching
7s qiching:autotune-budget-heuristic
qiching:autotune-budget-heuristic
7s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Title Check #476: Pull request #156 synchronize by qiching
10s qiching:autotune-budget-heuristic
qiching:autotune-budget-heuristic
10s
[Autotune] Hardware-aware dispatch cache and accurate L2 flush PR Title Check #475: Pull request #156 opened by qiching
10s qiching:autotune-budget-heuristic
qiching:autotune-budget-heuristic
10s
pages build and deployment pages-build-deployment #30: by github-pages Bot
23s gh-pages
gh-pages
23s
[Example] Add TileKernels Examples in Tilus (#155) Docs #88: Commit ed26c9a pushed by yaoyaoding
2m 48s main
main
2m 48s
resolve conflict Docs #87: Commit 7638df8 pushed by copy-pr-bot Bot
2m 39s pull-request/155
pull-request/155
2m 39s
resolve conflict PR Tests #320: Commit 7638df8 pushed by copy-pr-bot Bot
27m 27s pull-request/155
pull-request/155
27m 27s
resolve conflict Format & Lint #319: Commit 7638df8 pushed by copy-pr-bot Bot
2m 52s pull-request/155
pull-request/155
2m 52s
[Example] Add TileKernels Examples in Tilus PR Title Check #474: Pull request #155 synchronize by WilliamZhang20
8s WilliamZhang20:tilekernels-examples
WilliamZhang20:tilekernels-examples
8s