Skip to content

Commit ebc2e74

Browse files
akhilpo-qcomJie Zhang
authored andcommitted
FROMLIST: dt-bindings: display/msm: gpu: Document A612 GPU
A612 GPU has a new IP called RGMU (Reduced Graphics Management Unit) which replaces GMU. But it doesn't do clock or voltage scaling. So we need the gpu core clock in the GPU node along with the power domain to do clock and voltage scaling from the kernel. Update the bindings to describe this GPU. Signed-off-by: Akhil P Oommen <akhilpo@oss.qualcomm.com> Link: https://lore.kernel.org/r/20251204-qcs615-spin-2-v4-3-f5a00c5b663f@oss.qualcomm.com
1 parent b701fc8 commit ebc2e74

1 file changed

Lines changed: 28 additions & 2 deletions

File tree

  • Documentation/devicetree/bindings/display/msm

Documentation/devicetree/bindings/display/msm/gpu.yaml

Lines changed: 28 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -45,11 +45,11 @@ properties:
4545
- const: amd,imageon
4646
4747
clocks:
48-
minItems: 2
48+
minItems: 1
4949
maxItems: 7
5050

5151
clock-names:
52-
minItems: 2
52+
minItems: 1
5353
maxItems: 7
5454

5555
reg:
@@ -389,6 +389,32 @@ allOf:
389389
- clocks
390390
- clock-names
391391

392+
- if:
393+
properties:
394+
compatible:
395+
contains:
396+
const: qcom,adreno-612.0
397+
then:
398+
properties:
399+
clocks:
400+
items:
401+
- description: GPU Core clock
402+
403+
clock-names:
404+
items:
405+
- const: core
406+
407+
reg-names:
408+
minItems: 1
409+
items:
410+
- const: kgsl_3d0_reg_memory
411+
- const: cx_mem
412+
- const: cx_dbgc
413+
414+
required:
415+
- clocks
416+
- clock-names
417+
392418
- if:
393419
properties:
394420
compatible:

0 commit comments

Comments
 (0)