Skip to content

Commit 841239d

Browse files
jingyiwang42Komal-Bajaj
authored andcommitted
FROMLIST: dt-bindings: mailbox: qcom-ipcc: Add bindings for physical client ids
Physical client IDs instead of virtual client IDs are used for qcom new platforms in the Inter Process Communication Controller (IPCC) driver as virtual physical mapping logic is removed in HW. Add the bindings. Signed-off-by: Jingyi Wang <jingyi.wang@oss.qualcomm.com> Signed-off-by: Yijie Yang <yijie.yang@oss.qualcomm.com> Link: https://lore.kernel.org/all/20250922-ipcc-header-v1-1-f0b12715e118@oss.qualcomm.com/
1 parent 6c5fc8c commit 841239d

1 file changed

Lines changed: 48 additions & 0 deletions

File tree

include/dt-bindings/mailbox/qcom-ipcc.h

Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -36,4 +36,52 @@
3636
#define IPCC_CLIENT_GPDSP0 31
3737
#define IPCC_CLIENT_GPDSP1 32
3838

39+
/* Physical client IDs */
40+
#define IPCC_MPROC_AOP 0
41+
#define IPCC_MPROC_TZ 1
42+
#define IPCC_MPROC_MPSS 2
43+
#define IPCC_MPROC_LPASS 3
44+
#define IPCC_MPROC_SDC 4
45+
#define IPCC_MPROC_CDSP 5
46+
#define IPCC_MPROC_APSS 6
47+
#define IPCC_MPROC_SOCCP 13
48+
#define IPCC_MPROC_DCP 14
49+
#define IPCC_MPROC_SPSS 15
50+
#define IPCC_MPROC_TME 16
51+
52+
#define IPCC_COMPUTE_L0_CDSP 2
53+
#define IPCC_COMPUTE_L0_APSS 3
54+
#define IPCC_COMPUTE_L0_GPU 4
55+
#define IPCC_COMPUTE_L0_CVP 8
56+
#define IPCC_COMPUTE_L0_CAM 9
57+
#define IPCC_COMPUTE_L0_CAM1 10
58+
#define IPCC_COMPUTE_L0_DCP 11
59+
#define IPCC_COMPUTE_L0_VPU 12
60+
#define IPCC_COMPUTE_L0_SOCCP 16
61+
62+
#define IPCC_COMPUTE_L1_CDSP 2
63+
#define IPCC_COMPUTE_L1_APSS 3
64+
#define IPCC_COMPUTE_L1_GPU 4
65+
#define IPCC_COMPUTE_L1_CVP 8
66+
#define IPCC_COMPUTE_L1_CAM 9
67+
#define IPCC_COMPUTE_L1_CAM1 10
68+
#define IPCC_COMPUTE_L1_DCP 11
69+
#define IPCC_COMPUTE_L1_VPU 12
70+
#define IPCC_COMPUTE_L1_SOCCP 16
71+
72+
#define IPCC_PERIPH_CDSP 2
73+
#define IPCC_PERIPH_APSS 3
74+
#define IPCC_PERIPH_PCIE0 4
75+
#define IPCC_PERIPH_PCIE1 5
76+
77+
#define IPCC_FENCE_CDSP 2
78+
#define IPCC_FENCE_APSS 3
79+
#define IPCC_FENCE_GPU 4
80+
#define IPCC_FENCE_CVP 8
81+
#define IPCC_FENCE_CAM 8
82+
#define IPCC_FENCE_VPU 20
83+
#define IPCC_FENCE_SOCCP 24
84+
#define IPCC_FENCE_CAM1 10
85+
#define IPCC_FENCE_DCP 11
86+
3987
#endif

0 commit comments

Comments
 (0)