Skip to content

Commit ed9f210

Browse files
bibekpatroKomal-Bajaj
bibekpatro
authored and
Komal-Bajaj
committed
arm64: dts: qcom: Shikra: add smmu nodes
Add the apps and adreno smmu node as found in Shikra SoC. Signed-off-by: Bibek Kumar Patro <bibek.patro@oss.qualcomm.com>
1 parent 18462bc commit ed9f210

1 file changed

Lines changed: 91 additions & 0 deletions

File tree

‎arch/arm64/boot/dts/qcom/shikra.dtsi‎

Lines changed: 91 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -240,6 +240,23 @@
240240
};
241241
};
242242

243+
adreno_smmu: iommu@59a0000 {
244+
compatible = "qcom,shikra-smmu-500", "qcom,smmu-500", "arm,mmu-500";
245+
reg = <0x0 0x059a0000 0x0 0x10000>;
246+
#iommu-cells = <2>;
247+
#global-interrupts = <1>;
248+
249+
interrupts = <GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>,
250+
<GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>,
251+
<GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
252+
<GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
253+
<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
254+
<GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>,
255+
<GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>,
256+
<GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>,
257+
<GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>;
258+
};
259+
243260
sram@c11e000 {
244261
compatible = "qcom,shikra-imem", "syscon", "simple-mfd";
245262
reg = <0x0 0x0c11e000 0x0 0x1000>;
@@ -254,6 +271,80 @@
254271
};
255272
};
256273

274+
apps_smmu: iommu@c600000 {
275+
compatible = "qcom,shikra-smmu-500", "qcom,adreno-smmu",
276+
"qcom,smmu-500", "arm,mmu-500";
277+
reg = <0x0 0x0c600000 0x0 0x80000>;
278+
#iommu-cells = <2>;
279+
#global-interrupts = <1>;
280+
281+
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL_HIGH>,
282+
<GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
283+
<GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>,
284+
<GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
285+
<GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>,
286+
<GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>,
287+
<GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>,
288+
<GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>,
289+
<GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
290+
<GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>,
291+
<GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>,
292+
<GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>,
293+
<GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>,
294+
<GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>,
295+
<GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>,
296+
<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
297+
<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
298+
<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
299+
<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
300+
<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
301+
<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
302+
<GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
303+
<GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
304+
<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
305+
<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
306+
<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
307+
<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
308+
<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
309+
<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
310+
<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
311+
<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
312+
<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
313+
<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
314+
<GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
315+
<GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
316+
<GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
317+
<GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
318+
<GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
319+
<GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
320+
<GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
321+
<GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
322+
<GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>,
323+
<GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
324+
<GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
325+
<GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
326+
<GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
327+
<GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
328+
<GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
329+
<GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
330+
<GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
331+
<GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
332+
<GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
333+
<GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
334+
<GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
335+
<GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
336+
<GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
337+
<GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
338+
<GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>,
339+
<GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>,
340+
<GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>,
341+
<GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>,
342+
<GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>,
343+
<GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>,
344+
<GIC_SPI 149 IRQ_TYPE_LEVEL_HIGH>,
345+
<GIC_SPI 150 IRQ_TYPE_LEVEL_HIGH>;
346+
};
347+
257348
intc: interrupt-controller@f200000 {
258349
compatible = "arm,gic-v3";
259350
reg = <0x0 0xf200000 0x0 0x10000>, /* GICD */

0 commit comments

Comments
 (0)