Skip to content

Commit bd79b3b

Browse files
Srinivas-Kandagatlagregkh
authored andcommitted
ASoC: msm8916-wcd-analog: fix register Interrupt offset
[ Upstream commit ff69c97 ] For some reason interrupt set and clear register offsets are not set correctly. This patch corrects them! Fixes: 585e881 ("ASoC: codecs: Add msm8916-wcd analog codec") Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@linaro.org> Tested-by: Stephan Gerhold <stephan@gerhold.net> Reviewed-by: Stephan Gerhold <stephan@gerhold.net> Link: https://lore.kernel.org/r/20200811103452.20448-1-srinivas.kandagatla@linaro.org Signed-off-by: Mark Brown <broonie@kernel.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
1 parent c5599b9 commit bd79b3b

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

sound/soc/codecs/msm8916-wcd-analog.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -16,8 +16,8 @@
1616

1717
#define CDC_D_REVISION1 (0xf000)
1818
#define CDC_D_PERPH_SUBTYPE (0xf005)
19-
#define CDC_D_INT_EN_SET (0x015)
20-
#define CDC_D_INT_EN_CLR (0x016)
19+
#define CDC_D_INT_EN_SET (0xf015)
20+
#define CDC_D_INT_EN_CLR (0xf016)
2121
#define MBHC_SWITCH_INT BIT(7)
2222
#define MBHC_MIC_ELECTRICAL_INS_REM_DET BIT(6)
2323
#define MBHC_BUTTON_PRESS_DET BIT(5)

0 commit comments

Comments
 (0)