Skip to content

Commit 950ace2

Browse files
fenglinw-qcomUlf Hansson
authored andcommitted
dt-bindings: power: qcom,rpmhpd: Add RPMh power domain for Hawi SoC
Document the RPMh power domain for Hawi SoC, and add definitions for the new power domains which present in Hawi SoC: - RPMHPD_DCX (Display Core X): supplies VDD_DISP for the display subsystem - RPMHPD_GBX (Graphics Box): supplies VDD_GFX_BX for the GPU/graphics subsystem Also, add constants for new power domain levels that supported in Hawi SoC, including: LOW_SVS_D3_0, LOW_SVS_D1_0, LOW_SVS_D0_0, SVS_L2_0, TURBO_L1_0/1/2, TURBO_L1_0/1/2. Signed-off-by: Fenglin Wu <fenglin.wu@oss.qualcomm.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
1 parent f287826 commit 950ace2

2 files changed

Lines changed: 13 additions & 0 deletions

File tree

Documentation/devicetree/bindings/power/qcom,rpmpd.yaml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -19,6 +19,7 @@ properties:
1919
- enum:
2020
- qcom,eliza-rpmhpd
2121
- qcom,glymur-rpmhpd
22+
- qcom,hawi-rpmhpd
2223
- qcom,kaanapali-rpmhpd
2324
- qcom,mdm9607-rpmpd
2425
- qcom,milos-rpmhpd

include/dt-bindings/power/qcom,rpmhpd.h

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -28,15 +28,20 @@
2828
#define RPMHPD_XO 18
2929
#define RPMHPD_NSP2 19
3030
#define RPMHPD_GMXC 20
31+
#define RPMHPD_DCX 21
32+
#define RPMHPD_GBX 22
3133

3234
/* RPMh Power Domain performance levels */
3335
#define RPMH_REGULATOR_LEVEL_RETENTION 16
3436
#define RPMH_REGULATOR_LEVEL_MIN_SVS 48
37+
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D3_0 49
3538
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D3 50
3639
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D2_1 51
3740
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D2 52
3841
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D1_1 54
42+
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D1_0 55
3943
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D1 56
44+
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D0_0 59
4045
#define RPMH_REGULATOR_LEVEL_LOW_SVS_D0 60
4146
#define RPMH_REGULATOR_LEVEL_LOW_SVS 64
4247
#define RPMH_REGULATOR_LEVEL_LOW_SVS_P1 72
@@ -47,15 +52,22 @@
4752
#define RPMH_REGULATOR_LEVEL_SVS_L0 144
4853
#define RPMH_REGULATOR_LEVEL_SVS_L1 192
4954
#define RPMH_REGULATOR_LEVEL_SVS_L2 224
55+
#define RPMH_REGULATOR_LEVEL_SVS_L2_0 225
5056
#define RPMH_REGULATOR_LEVEL_NOM 256
5157
#define RPMH_REGULATOR_LEVEL_NOM_L0 288
5258
#define RPMH_REGULATOR_LEVEL_NOM_L1 320
5359
#define RPMH_REGULATOR_LEVEL_NOM_L2 336
5460
#define RPMH_REGULATOR_LEVEL_TURBO 384
5561
#define RPMH_REGULATOR_LEVEL_TURBO_L0 400
5662
#define RPMH_REGULATOR_LEVEL_TURBO_L1 416
63+
#define RPMH_REGULATOR_LEVEL_TURBO_L1_0 417
64+
#define RPMH_REGULATOR_LEVEL_TURBO_L1_1 418
65+
#define RPMH_REGULATOR_LEVEL_TURBO_L1_2 419
5766
#define RPMH_REGULATOR_LEVEL_TURBO_L2 432
5867
#define RPMH_REGULATOR_LEVEL_TURBO_L3 448
68+
#define RPMH_REGULATOR_LEVEL_TURBO_L3_0 449
69+
#define RPMH_REGULATOR_LEVEL_TURBO_L3_1 450
70+
#define RPMH_REGULATOR_LEVEL_TURBO_L3_2 451
5971
#define RPMH_REGULATOR_LEVEL_TURBO_L4 452
6072
#define RPMH_REGULATOR_LEVEL_TURBO_L5 456
6173
#define RPMH_REGULATOR_LEVEL_SUPER_TURBO 464

0 commit comments

Comments
 (0)