Skip to content

Commit 5b2a16a

Browse files
Loic Poulainandersson
authored andcommitted
arm64: dts: qcom: monaco: Fix UART10 pinconf
UART10 RTS and TX pins were incorrectly mapped to gpio84 and gpio85. Correct them to gpio85 (RTS) and gpio86 (TX) to match the hardware I/O mapping. Fixes: 467284a ("arm64: dts: qcom: qcs8300: Add QUPv3 configuration") Signed-off-by: Loic Poulain <loic.poulain@oss.qualcomm.com> Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com> Link: https://lore.kernel.org/r/20260202155611.1568-1-loic.poulain@oss.qualcomm.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
1 parent b7df21c commit 5b2a16a

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

arch/arm64/boot/dts/qcom/monaco.dtsi

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -6414,12 +6414,12 @@
64146414
};
64156415

64166416
qup_uart10_rts: qup-uart10-rts-state {
6417-
pins = "gpio84";
6417+
pins = "gpio85";
64186418
function = "qup1_se2";
64196419
};
64206420

64216421
qup_uart10_tx: qup-uart10-tx-state {
6422-
pins = "gpio85";
6422+
pins = "gpio86";
64236423
function = "qup1_se2";
64246424
};
64256425

0 commit comments

Comments
 (0)