Skip to content

Commit 31fcf69

Browse files
taniyadas20andersson
authored andcommitted
dt-bindings: clock: qcom: Document the Nord SoC TCSR Clock Controller
The Nord SoC TCSR block provides CLKREF clocks for DP, PCIe, UFS, SGMII and USB. Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com> [Shawn: Use compatible qcom,nord-tcsrcc rather than qcom,nord-tcsr] Signed-off-by: Shawn Guo <shengchao.guo@oss.qualcomm.com> Signed-off-by: Bartosz Golaszewski <bartosz.golaszewski@oss.qualcomm.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@oss.qualcomm.com> Link: https://lore.kernel.org/r/20260403-nord-clks-v1-1-018af14979fd@oss.qualcomm.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
1 parent 05566eb commit 31fcf69

2 files changed

Lines changed: 28 additions & 0 deletions

File tree

Documentation/devicetree/bindings/clock/qcom,sm8550-tcsr.yaml

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -17,6 +17,7 @@ description: |
1717
See also:
1818
- include/dt-bindings/clock/qcom,eliza-tcsr.h
1919
- include/dt-bindings/clock/qcom,glymur-tcsr.h
20+
- include/dt-bindings/clock/qcom,nord-tcsrcc.h
2021
- include/dt-bindings/clock/qcom,sm8550-tcsr.h
2122
- include/dt-bindings/clock/qcom,sm8650-tcsr.h
2223
- include/dt-bindings/clock/qcom,sm8750-tcsr.h
@@ -29,6 +30,7 @@ properties:
2930
- qcom,glymur-tcsr
3031
- qcom,kaanapali-tcsr
3132
- qcom,milos-tcsr
33+
- qcom,nord-tcsrcc
3234
- qcom,sar2130p-tcsr
3335
- qcom,sm8550-tcsr
3436
- qcom,sm8650-tcsr
Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,26 @@
1+
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
2+
/*
3+
* Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
4+
*/
5+
6+
#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_NORD_H
7+
#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_NORD_H
8+
9+
/* TCSR_CC clocks */
10+
#define TCSR_DP_RX_0_CLKREF_EN 0
11+
#define TCSR_DP_RX_1_CLKREF_EN 1
12+
#define TCSR_DP_TX_0_CLKREF_EN 2
13+
#define TCSR_DP_TX_1_CLKREF_EN 3
14+
#define TCSR_DP_TX_2_CLKREF_EN 4
15+
#define TCSR_DP_TX_3_CLKREF_EN 5
16+
#define TCSR_PCIE_CLKREF_EN 6
17+
#define TCSR_UFS_CLKREF_EN 7
18+
#define TCSR_USB2_0_CLKREF_EN 8
19+
#define TCSR_USB2_1_CLKREF_EN 9
20+
#define TCSR_USB2_2_CLKREF_EN 10
21+
#define TCSR_USB3_0_CLKREF_EN 11
22+
#define TCSR_USB3_1_CLKREF_EN 12
23+
#define TCSR_UX_SGMII_0_CLKREF_EN 13
24+
#define TCSR_UX_SGMII_1_CLKREF_EN 14
25+
26+
#endif

0 commit comments

Comments
 (0)